代PO, 勿站內信!! <工作地點> 台北市11052信義路四段460號12樓 履歷請寄：Jackie Su ([email protected]) <薪資福利> 年薪： ASIC verification：12~15萬*12個月+ESPP+一年兩次分紅 (視個人能力調整) Senior ASIC verification：15~20萬*12個月+ESPP+一年兩次分紅 (視個人能力調整) 分紅：視個人績效與公司營運 特休假：到職第一年12天, 之後逐年累加1天, 彈休另計 全薪病假10天, 生日假1天, 公益假5天, 緊急事假4周(皆為全薪) <職缺> ○ ASIC verification < Experience Required > ‧ Knowledge of System Verilog and UVM verification methodology ‧ Highly motivated, positive, detail oriented and responsible ‧ Good team player and good communication skills ‧ MSEE/MSCS ○ Senior ASIC verification < Experience Required > ‧ 5 - 10 years in ASIC design verification. ‧ Hands-on experience on Verilog HDL verification ‧ Experience of high performance ASIC design flow from specification to system bringing up ‧ Knowledge of System Verilog and UVM verification methodology ‧ Highly motivated, positive, detail oriented and responsible ‧ Good team player and good communication skills ‧ MSEE/MSCS --

※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 59.124.228.82 (臺灣) ※ 文章網址: https://webptt.com/m.aspx?n=bbs/Tech_Job/M.1602813054.A.285.html