作者gggould (evanescent)
看板comm_and_RF
标题[问题] 关於prescaler design
时间Thu Dec 30 14:26:19 2010
I am designing a prescaler (Multi Modulus Divider) to provide divide ratio
from 2 to 255 for 4GHz vco clock. Basically that is just a cascade of 7
cml_divide_by_2/3_cell.
Does anyone know what test cases should I run to verify the prescaler design
in detail? Like which divide ratio(s) can stress the circuit most? How to
check if prescaler works under dithering scenario?
Thanks and happy holiday
--
※ 发信站: 批踢踢实业坊(ptt.cc)
◆ From: 24.23.197.140
※ gggould:转录至看板 Electronics 12/30 14:27