作者yaote ()
看板Electronics
标题[问题] Latch的使用!
时间Tue Jan 22 06:20:11 2008
为什麽在写synthesis，要避免使用latch呢?
下面是题目: How level-sensitive latches may be inferred from
VHDL code during RTL synthesis. Why should such latches be avoided?
--
※ 发信站: 批踢踢实业坊(ptt.cc)
◆ From: 152.78.254.5