作者s552400 (<(_ _)>请多指教)
站内Electronics
标题[问题] VLSI设计
时间Sat Jan 12 00:05:49 2008
Please design a divided-by-8 frequency divider with three cascaded DFFs as
shown below. The clock frequency is 1MHz. Please show:
1.Schematic of the DFF.
2.Waveforms to verify the function of DFF.
3.Simulation waveforms for CLK, Q1, Q2 and Q3.
4.Layout and post-simulation results.
__________________ ___________________ ___________________
| ___________ | | ___________ | | ___________ |
| | | | | | | | | | | |
|__| D Q | | |___| D Q | | |___| D Q | |
| Q1 | | | Q2 | | | Q3 | |
| _ | | | _ | | | _ | |
CLK--> |> Q |___|------|> Q |___|------|> Q |___|
|___________| |___________| |___________|
这是期末project,但h-spice程式部份不知如何着手.
想求点提示
谢谢
--
※ 发信站: 批踢踢实业坊(ptt.cc)
◆ From: 163.25.118.141
1F：推 jingwoei:去查DFF相关的文献吧…有很多。 01/12 00:24
2F：→ oorr:divider-8 01/12 13:56
3F：→ ckl12345:这当期末project,也太简单了点,课本上的东西*3而已 01/13 11:45
4F：推 OnepieceZoro:一个非同步的counter 01/13 12:34
5F：→ s552400:老师请助教花3hr教基本用法後就要我们做出这,也没用课本.. 01/13 17:43
6F：→ s552400:所以对我们而言这很困难 01/13 17:46
7F：推 justtyler9:先把latch组起来,再组成dff 01/13 18:35